Hardware-Aware Neural Network Compilation with Learned
Optimization:
A RISC-V Accelerator Approach
https://arxiv.org/abs/2512.00031
Per-Model ASIC Technology
XgenSilicon INC.
Copyright © 2026 XgenSilicon INC. - All Rights Reserved.